

United States Patent and Trademark Office

11/1

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/791,777	03/04/2004	Michikazu Matsumoto	60188-793	4422
7.	590 12/12/2006		EXAMINER	
Jack Q. Lever, Jr. McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W.			LEWIS, MONICA	
			ART UNIT	PAPER NUMBER
	OC 20005-3096		2822	
			DATE MAILED: 12/12/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/791,777	MATSUMOTO, MICHIKAZU					
Office Action Summary	Examiner	Art Unit					
	Monica Lewis	2822					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tirr ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	l. ely filed the mailing date of this communication. (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 14 No	ovember 2 <u>006</u> .						
· _ ·	action is non-final.						
, _	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.					
Disposition of Claims	•						
4)⊠ Claim(s) <u>14,15,17 and 18</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>14,15,17 and 18</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9) The specification is objected to by the Examine	•.						
10)⊠ The drawing(s) filed on <u>04 March 2004</u> is/are: a		by the Examiner.					
Applicant may not request that any objection to the							
Replacement drawing sheet(s) including the correcti							
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.					
Priority under 35 U.S.C. § 119		•					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)	-(d) or (f).					
 Certified copies of the priority documents 	1. Certified copies of the priority documents have been received.						
Certified copies of the priority documents	2. Certified copies of the priority documents have been received in Application No						
Copies of the certified copies of the prior	ity documents have been receive	d in this National Stage					
application from the International Bureau	(PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of	of the certified copies not receive	d.					
Attachment(s)	·						
1) Notice of References Cited (PTO-892)	4) Interview Summary						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal P						
Paper No(s)/Mail Date	6) Other:	• •					

Application/Control Number: 10/791,777 Page 2

Art Unit: 2822

DETAILED ACTION

1. This office action is in response to the amendment filed November 14, 2006.

Specification

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

3. Claim 18 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 14, 15, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ahn (U.S. Patent No. 6,110,771) in view of Matsuoka et al. (U.S. Patent No. 6,333,541) and Shepela et al. (U.S. Patent No. 6,060,397).

In regards to claim 14, Ahn discloses the following:

a) a MOS transistor with a plurality of gate electrodes (124a and 124b) (For Example: See Figure 3);

Application/Control Number: 10/791,777

Art Unit: 2822

- b) the gate electrodes are formed on a semiconductor substrate (121) having a silicon layer at least in the surface thereof (For Example: See Figure 3);
- c) the MOS transistor is formed in an element region surrounded with an isolation insulating film (122) (For Example: See Figure 3);
- d) the gate electrodes are arranged between dummy patterns (124c and 124d) with a space left from each side thereof (For Example: See Figure 3);
- e) sidewalls (125) are provided on side walls of each of the gate electrodes (For Example: See Figure 3);
- f) a first silicide layer (128) is formed in the upper portion of the gate electrode (For Example: See Figure 3);
- g) a second silicide layer (128) is formed in a portion of the semiconductor substrate surface which is located in part of the element region between the gate electrode and the dummy pattern (For Example: See Figure 3); and
- h) one of the dummy patterns is dummy gate electrode (124c) which is an electrode pattern having the shape of a gate electrode, and the other dummy pattern is a pattern made of insulating material (123) and the dummy patterns are formed on the isolation insulating film (For Example: See Column 3 Lines 35-59).

In regards to claim 14, Ahn fails to disclose the following:

a) the gate length of .15 um.

However, Matsuoka et al. ("Matsuoka") discloses a gate length of .15 um (For Example: See Column 1 Lines 14 and 15). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Ahn to include a gate length of .15 um as disclosed in Matsuoka because it aids in helping the device run faster (For Example: See Column 1 Lines 10-23).

Additionally, since Ahn and Matsuoka are both from the same field of endeavor, the purpose disclosed by Matsuoka would have been recognized in the pertinent art of Ahn.

b) the first silicide layer has a greater thickness than the second silicide layer.

Application/Control Number: 10/791,777

Art Unit: 2822

However, Shepela et al. ("Shepela") discloses a first silicide layer (10) has a greater thickness than the second silicide layer (7) (For Example: See Figure 7). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Ahn to include a first silicide layer having a greater thickness than the second silicide layer as disclosed in Shepela because it aids in providing low sheet resistance (For Example: See Column 2 Lines 13-20).

Additionally, since Ahn and Shepela are both from the same field of endeavor, the purpose disclosed by Shepela would have been recognized in the pertinent art of Ahn.

In regards to claim 15, Ahn discloses the following:

a) the dummy gate electrode is an electrode which is not electrically connected to a semiconductor integrated circuit of the semiconductor device (For Example: See Figure 3 and Column 3 Lines 52-59).

In regards to claim 17, Ahn discloses the following:

a) the dummy gate electrode pattern is provided with sidewalls on its side walls and is not electrically connected to a semiconductor integrated circuit of the semiconductor device (For Example: See Figure 3 and Column 3 Lines 52-59).

In regards to claim 18, Ahn discloses the following:

a) the dummy pattern is formed on the isolation insulating film (For Example: See Figure 3).

Response to Arguments

6. Applicant's arguments filed 11/14/06 have been fully considered but they are not persuasive. First, Applicant argues that "nowhere in this passage does Ahn disclose that both of the gate oxide film 123 and the dummy gate electrode 124c constitute a part of the dummy patterns." Applicant defines a dummy pattern as either a pattern made of insulating material or a

dummy gate electrode which is an electrode pattern having the shape of a gate electrode...and is not electrically connected to a semiconductor integrated circuit (For Example: See Page 4 Lines 22-25). Ahn discloses that dummy gate electrode (124c) is an electrode pattern having the shape of a gate electrode and a pattern made of insulating material (123) (For Example: See Figure 3 and Column 3 Lines 35-59).

Finally, Applicant argues that "even if the gate oxide film 123 could be interpreted as a dummy pattern, Ahn fails to disclose that the dummy patterns are formed on the isolation insulating film." Merriam-Webster defines "on" as a function word to indicate close proximity with. Therefore, Ahn does disclose that the dummy patterns (124c and 124d) are formed on the isolation insulating film (122) (For Example: See Figure 3).

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Application/Control Number: 10/791,777

Art Unit: 2822

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 571-272-1838. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300 for regular and after final communications.

ML

December 10, 2006

Page 6